I. INTRODUCTION
T HE gate oxide thickness in scaled MOSFETs is now approaching the direct tunneling (DT) regime [1] . The gate leakage due to DT [2] is usually measured per unit oxide area [3] , [4] , and a certain criterion of 1 A/cm was thought to be the ultimate limit of scalable oxide thickness [3] , [4] . For n-channel devices in off-state or in standby mode during the normal circuit operating conditions, the edge direct tunneling (EDT) [5] - [7] of electrons from n polysilicon to the underlying drain extensions not only dominates over the gate leakage, but also can prevail over the conventional gate-induced drain leakage (GIDL) [8] , [9] . This paper explores the EDT of holes from p polysilicon to the drain extensions in p-channel devices. The treatment is similar to the one for nMOSFET EDT version [6] , [7] , which facilitates direct comparisons between the two. Here, we report for the first time that for thinner oxides, hole EDT becomes more significant than the GIDL and gate-to-channel tunneling. This indicates that the induced gate and drain leakage originate from the oxide edge rather than the whole gate oxide, and thus it is best measured or evaluated per unit gate width. To get an understanding of the impact of EDT, we measured current-voltage -from a CMOS inverter on the same wafer. The ability to model hole EDT -is essential. An existing DT -model cited in [10] , [11] is utilized. Unlike the whole area counterpart where the so-called capacitance-voltage -integration technique [12] is valid, however, it is very difficult to measure the oxide field at the gate edge-which is the input parameter to the model-since the overlap capacitance is too small to detect using present -equipment. To alleviate this problem, we present a physical model for the oxide field at the gate edge by accounting for heavy and light holes' subbands in the quantized accumulation polysilicon surface. This model is quite vital in enabling the consistent reproduction of EDT -, the extraction of EDT path size and dopant concentration of drain extension, and even the projection of ultimate oxide thickness.
II. EXPERIMENT AND CHARACTERIZATION
Test patterns including p poly-gate p-channel MOSFETs and CMOS inverters were fabricated in an 0.18-m process technology [13] . The gate oxides were grown in dilute wet oxygen ambient to three different physical thicknesses: 1.23, 1.85, and 2.16 nm. These oxide thicknesses for p-channel devices were adequately extracted by using an electron DT -model [10] and were all confirmed by high-resolution transmission electron microscope (TEM) and a -method accounting for polysilicon depletion and quantum mechanical effects, as detailed elsewhere [14] . Other process parameters like poly reoxidation, extension source/drain implant dose, and spacer thermal budget were unchanged. thickness. We attribute the EDT herein to hole tunneling rather than valence electron tunneling. This is based on the band diagrams in Fig. 1 which show that for low-voltage , it is extremely improbable that valence electrons will tunnel across the oxide to the forbidden gap in polysilicon side. In Fig. 2(c) for nm, the bulk current is solely due to gate-tochannel tunneling, making GIDL impossible to detect. Note that hole EDT dominates the gate current for all . With the source grounded and V, the measured terminal currents versus both polarities of are plotted in Fig. 3 . Obviously, the GIDL dominates the drain leakage for nm, while for a thinner of 1.85 nm hole EDT dominates from V V, and eventually the drain leakage is entirely controlled by hole EDT for nm. Fig. 3 (c) shows the bulk current reversal phenomenon due to two opposite sources: GIDL and gate-to-channel tunneling. Regarding on-state -(negative ) in Fig. 3 , the impact of hole DT from the inverted channel on degrading drive capability is described in our recent work [14] . Particularly for V in Fig. 3(c) , the significant is attributed to valence-band elec- In (c), the edge tunneling mechanism dominates the drain leakage current.
tron tunneling (VBET) from the p -polysilicon to the conduction band of the n-well. We also found experimentally that the hole EDT leakage is indeed proportional to the gate width, regardless of the aspect ratio. This again suggests that the induced gate and drain leakage is better measured or evaluated per unit gate width. Fig. 4 displays the supply current and input current versus input voltage measured for a CMOS inverter with nm and with supply voltage as a parameter. It can be observed in Fig. 4 (a) that: 1) at low-level state V , the standby current is due to the electron EDT [5] - [7] in the off-state n-channel device and the hole DT from the inverted channel in the on-state p-channel device [14] ; 2) at high-level state , the standby current comes from the hole EDT in the off-state p-channel device and the electron DT from the inverted channel in the on-state n-channel device. Attached in Fig. 4(b) is the measured ratio of each component. For the inverter in low-level state, V, the electron EDT resulting from the off-state nMOSFET accounts for 25% of the total input leakage current while the hole DT current originating from on-state pMOSFET accounts for 75%. As for high-level state , the hole EDT resulting from off-state pMOSFET is responsible for 36% of the total input leakage current while the electron DT current originating from on-state nMOSFET contributes the rest. Note that the apparent difference of 36% versus 25% in EDT contribution can be attributed to the fact that the p-channel pull-up device has about two times the gate width of the n-channel pull-down device. Obviously, as channel length continues to shrink, the role of EDT substantially increases since diffusion extension does not easily scale [5] , [15] .
III. HOLE EDT MODELING
By following a published analytic electron DT model [11] , a hole EDT version was built (1) The oxide field at gate edge is a key input parameter to the model. It has to be estimated under each value of . In our work, the -integration technique failed to extract because hole EDT occurs only within the area of gate/drain overlap region and it is difficult to measure such a small capacitance in the overlap part.
at the gate edge can be obtained by solving the following equation: (2) where is the potential drop in the p polysilicon and is that in the drain extension region. We apply the first subband approximation to accumulated p poly-gate and the deep depletion approximation to the underlying drain extension region, as shown in Fig. 5 The charge available for tunneling is modeled as field induced, i.e.,
Relating this sheet charge density to the number of occupied subband states leads to the charge conservation relationship . Here, and . This leads to (4) Here, represents the two-dimensional (2-D) density of states. The quantized energy of the first subband can be estimated directly with Sommerfeld-Wilson's quantiza- (6) where is the dopant concentration of the drain extension. As a result, (2) can be further rearranged as (7) where For poly-grain orientation, , ;
, as cited in [16] . Thus, it is easy to extract by solving (7) numerically. Once is quantified, we can compute the hole EDT current in terms of (1). We found from experiments (similar to [6] , [7] ) that EDT is insensitive to the n-well bias under off-state condition. This suggests that the lateral field component in the gate-todrain overlap region can reasonably be ignored. In other words, a one-dimensional (1-D) approach is sufficient in our work. In carrying out the above model, it was found that the slope of versus depends strongly on . An excellent reproduction was achieved with a drain extension doping of cm and effective mass, for both heavy and light holes resulting from the parabolic dispersion relation in tunneling oxide, as depicted in Fig. 6 . The extracted tunneling path size was 6 nm wide from the gate edge since the extracted quite matches the experimental one in the highly-doped region. This is reasonable since the drain extension beneath the gate is about 8 nm. Therefore, the modeling work validates the hypothesis that hole EDT is the origin of the leakage in pMOSFETs.
It was very recently recognized [5] , [15] that the drain extension may be considered a nonscalable factor, implying a constant of 6 nm in the scaling direction. With this in mind, the conventional criterion of 1 A/cm can be effectively transformed to 0.6 A/cm. Using the roadmap parameters [1] , the hole EDT current was calculated versus scaling generation oxide thickness, as shown in Fig. 7 . In this figure, the new criterion due to hole EDT sets the ultimate oxide thickness to around 1.42 nm.
IV. CONCLUSION
The EDT of holes from p polysilicon to the underlying p-type drain extension has been shown to have a tremendous impact on the drain leakage and gate leakage. This unwanted effect is more serious for thinner oxide thickness. It is shown that the gate leakage in practical standby mode should be measured or evaluated per unit gate width rather than by the whole gate area. We have shown experimentally that EDT contributes a significant amount of leakage current in a CMOS inverter and is the dominant source of leakage for nm. A physical model has been developed that consistently reproduces experimental EDT -characteristics. The extracted tunneling area has been found to fall within the gate-to-drain overlap region and the ultimate oxide thickness limit due to hole EDT has been projected. 
